8-bit high-performance reduced instruction set CPU

90 efficient instructions

The vast majority of instructions are single cycle (1T) instructions

Programmable stack pointer and stack depth

Data access supports both direct and indirect addressing modes, and the data storage can be used as an index pointer for indirect addressing mode

The IO address and storage address space are independent of each other